Abstract-The tag collision problem is considered as one of the critical issues in RFID system. To further improve the identification efficiency of an UHF RFID system, a frame breaking policy is proposed with dynamic framed slotted aloha algorithm. Specifically, the reader makes effective use of idle, successful, and collision statistics during the early observation phase to recursively determine the optimal frame size. Then the collided tags in each slot will be resolved by individual frames. Simulation results show that the proposed algorithm achieves a better identification performance compared with the existing Aloha-based algorithms.
I. INTRODUCTION

U
LTRA high frequency (UHF) RFID is widely used for auto identification as a replacement of the barcodes because of its contactless nature with more convenience and efficiency. A typical RFID system is composed of a reader and multiple tags [1] . Fast identification is an urgent demand for a RFID system especially in densely tagged environments, such as warehouse and supply chain management. Therefore, an effective anti-collision algorithm is important in accelerating tag identification. To cope with the multiple tags identification, many anti-collision algorithms have been proposed, which can be classified into Aloha-based [2] , [3] , query tree (QT)-based [4] , and hybrid algorithms [5] .
Technically, QT-based algorithm is considered as a deterministic method derived from a collision bit identification and tracking technique. However, along with the increasing number of tags, the position of collision bit cannot be detected efficiently since the wide deviation of received signals [6] at a reader in UHF RFID system. Therefore, it is difficult to implement QT-based algorithms or hybrid algorithms which adopt bit tracking technology in UHF RFID systems.
In this letter, we focus on Aloha-based methods, which are widely used in UHF RFID systems. As the tag backlog (unread tags) is unknown for a reader, an estimation method is required for an anti-collision algorithm. To ensure the accuracy of tag backlog estimation, most previous methods [3] require a large computation overhead. However, most RFID readers are embedded with only a single-chip microprocessor with limited computation capability. As a result, estimation methods with high computation overhead are inefficient in terms of identification time/rate.
Recently, many state-of-art works [7] , [8] have presented energy efficient algorithms for the purpose of low computation overhead. The author in [7] introduced a feasible and easyto-implement anti-collision algorithm (FEIA). However, the performance will be largely limited if the initial slot is idle during a frame. The literature [8] proposed an Improved Linearized Combinatorial Model (ILCM) that only incurs a modest calculation cost, and can be easily implemented as a tag backlog estimation method. Nonetheless, its performance deteriorates when the number of tags varies in a large scale.
To reduce the computation complexity and improve the identification performance of Aloha-based algorithms, we propose an effective frame breaking policy named detected sector based dynamic framed slotted Aloha (ds-DFSA) for the EPC C1 Gen2 standard [6] . Specifically, the proposed algorithm determines the optimal frame size based on the observation of a fraction of current frame. If the current frame size is not optimal, the reader will end the current identification round and adjust a new frame size for the next round. Otherwise, the identification round will continue, and the collided slots will be resolved by individual frames. The simulation results shows that the proposed scheme can achieve much better performance than the other Aloha-based algorithms.
II. SYSTEM MODEL AND ALGORITHM DESCRIPTION
A. The Optimal Frame Size Setting For a Tag Backlog
DFSA is the most prevalent version of Aloha-based algorithm to deal with multiple tags collision. The system transmission model between a reader and tags is illustrated in Fig. 1 . Where T1 is the time from reader transmission to tag response, T2 is the reader response time required if a tag is to demodulate the reader's signal, T3 is the time that a reader waits, after T1, before it issues another command.
In DFSA, the reader broadcasts an initial frame size and adjusts it according to the estimated backlog at the end of each identification round. The tags randomly select a slot during a frame and respond to the reader. Consider n tags waiting to be identified during the operation range of a reader with a frame size F, the system efficiency can be written as [3] 
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. algorithms focus on the tag backlog estimation. These methods adjusts the frame size according to the observation of the previous full frame. However, once the previous frame size is inappropriate, the system efficiency will be degraded. The standard such as EPC C1 Gen2 specifies an in-frame adjustment of frame size by using QueryAdj command. The main advantage of Q-algorithm is that an identification process will be end if the reader detects an inappropriate frame size. However, the adjustment strategy is not explained in details.
We first derive the optimal number of tags for each frame size. Since the system efficiency U is a convex function of the number of tags n and frame size F [3] , the critical value n * to adjust the frame size should have the system efficiency of a frame size F L (F L =2 Q ) equals to that of a frame size F H (F H =2 Q+1 ). Therefore, according to Eq. (1), we have
Since the number of tags n must be an integer in a practical RFID system, we can derive the following optimal frame size mapping to a tag backlog
where * and * represent round down and round up to the nearest integer, respectively. According to Eqs. (2) and (3), the optimal frame size for all tag backlog can be derived. It is noted that the authors in [9] provide another Q-selection method with can yield the same result. But our scheme is simpler without multiple loop iterations.
B. The Backlog Estimation Method
To obtain the tag backlog, an efficient and simple estimation method is required to avoid large computation. According to Schoute's method [2] , the estimated tag quantity of a full frame can be given as n est = S + 2.39C, where S and C are the number of successful and collision slots at the end of current identification round. Different to the existing solutions [2] , [3] , [7] , [8] where the tag quantity is estimated by the previous full frame, we propose an algorithm to estimate the tag quantity by only using a fraction (also called detected sector F ds ) of the current frame. The estimated tag quantity can be given as
where S ds and C ds are the number of successful and collision slots during the detected sector. F ds is the size of the detected sector. Since F ds is the proportion of the current full frame, it varies during the identification process. According to the estimation result from (4), the reader ends the current identification round if the n est is not in the optimal range of current frame size. That is to say, an identification round with a new frame size and detected sector is required. The above process will be repeated until detecting a proper frame size. Noting that n est may be zero when the frame size is much greater than the number of tags. In this case, the estimated tag backlog denotes F/4 − S ds . It is noted that since F ds is only a small proportion of the full frame size, the estimation error has the negligible impact on the whole performance. After several estimation during identification rounds, the reader can adjust an appropriate frame size fit for the backlog. Derived from extensive simulations, Tab. I summarizes the recommendation setting of F ds for different F.
C. The Proposed Algorithm ds-DFSA
After detecting an appropriate frame size, the reader continues the current identification round and estimates the average number of collided tags in collision slots at the end of this round. The average number of tags in a collision slot can be estimated as
where n est − S is the estimated tag backlog, C is the number of collision slots. Then, the reader queries each collided slot with an optimal frame depended on the value of n ave . Combining backlog estimation method and frame size setting, Fig. 2 shows the flowchart of ds-DFSA, in which F ds should be set as F/2 k (k is an integer), i.e., F/2, F/4, F/8, etc., since the size of full frame F is 2 Q (Q is an integer from 0 to 15) . The minimum of F ds should be 2, since F ds should be power of 2 and contain at least a collision and successful slot to estimate backlog according to (5) . It is worth noting that the identification process for each collided slot is the same as that of traditional DFSA. Hence, ds-DFSA will not bring in extra cost compared to the traditional DFSA. Lemma 1. Under the perfect condition (the unidentified tags are known for the reader), U ds−DF S A > U DF S A , where DFSA includes FEIA, MAP, ILCM and Q-algorithm.
Proof: As the number of tags is known for the reader, the optimal frame size (the number of slots) is equal to the tag backlog during each identification round. After reading the initial frame F, the reader counts the number of collision slots m and each slot contains k i (k i ≥ 2) tags. Since the system efficiency (1) can be redefined as the number of tags divided by the total number of slots that identify all tags, we can have: 
where
It is noted that Lemma 1 shows the upper bound performance of ds-DFSA under perfect condition. Simulation results are also supplemented to verify the effectiveness of the proposed solution in both perfect and imperfect conditions.
We also provide an illustrated example in Fig. 3 to further explain the process of the proposed ds-DFSA algorithm. Assume there are eight tags which wait to be identified, and the initial frame size is 8. The traditional DFSA algorithm estimates the backlog according to the total number of collision slots and then adjusts the new frame size to fit the backlog. As a contrary, the ds-DFSA assigns the frame with small size for each collision slots. As can be observed in Fig. 3 , the ds-DFSA consumes less slots than the traditional DFSA. Further advantage can be achieved when the number of tags increase. 
III. SIMULATION RESULTS
We evaluate the system efficiency, average coordination time for one tag identification and identification rate (the number of tags identified per second), and compare its performance with existing methods including Maximum a posteriori estimation (MAP) [3] , FEIA [7] , ILCM [8] , and Q-algorithm [6] over extensive Monte Carlo simulations. According to the EPC C1 Gen2 specification, the primary time parameters are listed in Tab. II.
We first compare the system efficiency of various algorithms with different initial frame size (F = 2 Q ) in Fig. 4 . As can be seen from Fig. 4 , the performance of Q-algorithm, MAP and ILCM are significantly affected by the initial frame size. When the number of tags is large and the initial frame size is small, these methods are unable to adjust to an appropriate frame size to fit the tag backlog, and cause performance deterioration. In other words, the stability and scalability of these methods are poor to adapt to a wide range of the number of tags. Compared to Q-algorithm, MAP and ILCM, the system efficiency of FEIA is almost independent to the initial frame seize, which means FEIA can efficiently adapt the frame size to the current tag backlog benefiting from its slot-by-slot adjustment strategy. However, the performance of FEIA is lower than that of MAP which adopts an extensive computation to achieve a higher performance. Moreover, the efficiency of FEIA is also lower than that of ILCM when the number of tags is relatively small. This is because the algorithm estimates the tag backlog slot by slot and uses the observation from previous slots. When the number of previous slots is small, the estimation becomes inaccurate and thus affects the identification performance. Also can be observed from Fig. 4 , the efficiency of ds-DFSA is always better than that of other methods. The average efficiency of ds-DFSA is about 0.41 which is above the maximum system efficiency of existing DFSA algorithms.
Note that the total time for identifying tags consists of the necessary time for valid data (such as EPC or ID) transmission and coordination time such as the time duration of commands, guard time, etc. To obtain the total and coordination time required to identify all tags, the time intervals of each slot type and commands used in the identification process should be computed. The time parameters referring to EPC C1 Gen2 standard are listed in Tab. II. Fig. 5 shows the simulation results of average coordination time required to identify one tag. As can be found from Fig. 5 , the proposed ds-DFSA algorithm spends average 1.2033 millisecond (ms) coordination time to identify one tag when the number of tags varies from 100 to 1000 in step of 100 with an initial Q ini of 4, 5, 6, and 7, whereas Q-algorithm, ILCM, FEIA and MAP spend 1.4746, 1.3846, 1.3783, and 1.3542 ms, respectively. The ds-DFSA consumes less coordination time than other algorithms.
The average identification rate under different Q ini is illustrated in Fig. 6 . Specifically, the average identification rate of ds-DFSA is about 499 (tags/s). Due to the reduction in coordination time, the proposed ds-DFSA can achieve higher identification rate than other methods. That is to say ds-DFSA can identify more tags per unit time. To fully show the reliability of various performance metrics, we define the fluctuating function f = (S T D /M ave ), where S T D and M ave denote the standard deviation and mean value of variables, respectively. f indicates the performance fluctuation. With a smaller f , a better reliability can be achieved. Tab. III compares the reliability of system efficiency, coordination time for identifying one tag, and identification rate when the number of tags varies from 20 to 1000 in step of 20 with an initial Q ini of 4, 5, 6, and 7, respectively. As can be observed from Figs. 4-6 and Tab. III, the ds-DFSA can achieve the best overall performance. Also, since our proposed algorithm is based on the same hardware platform of Q-algorithm, it will not bring in extra requirements compared to other algorithms. 
IV. CONCLUSION
In this letter, we proposed an efficient anti-collision algorithm for identifying multiple RFID tags within the reader field. The proposed scheme determines the optimality of the current frame size based on the observations of detected sector, and then assigns small-size frames for each collided slot if the current frame is optimal. Through theoretical analysis and simulation results, we show that our schemes can achieve the better performance.
